By Topic

Long lossy lines (L3) and their impact upon large chip performance

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
E. E. Davidson ; IBM Corp., Poughkeepsie, NY, USA ; B. D. McCredie ; W. V. Vilkelis

The semiconductor industry expects the performance of microprocessors to continue at its current rate of improvement; i.e. clock rates should double every two to three years. This is a commendable goal but it is also fair to question whether this is an achievable goal. The fundamental problem is that as groundrules are reduced, the natural tendency is to make smaller conductor cross-sectional areas. The result is a high resistance line that exhibits slow wave propagation effects. This reduces the general performance expectations. As circuits become faster and denser on the chip, line delays become greater than expected. This problem is analyzed and potential chip and packaging solutions are offered. Clock rate predictions for various design and process options are made. A tactical recommendation to consider a total packaged electronics solution is presented

Published in:

IEEE Transactions on Components, Packaging, and Manufacturing Technology: Part B  (Volume:20 ,  Issue: 4 )