By Topic

A low cost design of MIL-STD-1553 devices

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Rizwan Hamid Randhawa ; Satellite R&D Center, Space & Upper Atmos. Res. Comm. (SUPARCO), Lahore, Pakistan ; Muhammad Imran

This paper suggests a low cost design of MIL-STD-1553 bus terminal devices used in various Avionics and Aerospace applications. The design involves the implementation of MIL-STD-1553 bus core functionality on Digital Signal Processor (DSP) having on chip Multichannel Buffered Serial Port (MCBSP). The DSP acts as a host processor and MIL-STD-1553 bus compliant packet generator. Device specific software and the hardware design technique adopted to interface MCBSP with bus transceiver have also been discussed. With the successful implementation of the idea the terminal device host processor (DSP) could be used for performing all the necessary functions of 1553A/B protocol eradicating the need of a dedicated and an expensive bus core IC, parallel I/O lines and different control logic ICs. The work proves to be a low cost and reduced hardware design for 1553A/B based devices in Avionics and Aerospace systems.

Published in:

2012 IEEE First AESS European Conference on Satellite Telecommunications (ESTEL)

Date of Conference:

2-5 Oct. 2012