By Topic

Reconfigurable performance measurement system-on-a-chip for baseband wireless algorithm design and verification

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)

Modern wireless technology applies several powerful but complex techniques - such as multiple-antenna systems, orthogonal frequency-division multiplexing, and capacity-approaching forward error correcting codes - to provide reliable broadband digital communications over the time-varying mobile radio channel. Such techniques appear in most recent wireless standards such as IEEE 802.11n Wi-Fi, IEEE 802.16 WiMax, and 3GPP LTE. Bit error rate simulation continues to be the workhorse design verification and performance optimization methodology; however, the growing complexity of modern wireless systems and the tendency of wireless standards to evolve even after product development has started have greatly increased the required simulation times to the extent that software-based simulation is now the major bottleneck in wireless system development. This article describes how baseband performance verification of wireless systems can be accelerated by over four orders of magnitude using compact, accurate, and high-throughput emulators implemented on reconfigurable field programmable gate arrays.

Published in:

Wireless Communications, IEEE  (Volume:19 ,  Issue: 6 )