By Topic

Implementation of 1553B bus protocol on FPGA board using digital phase lock loop

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Jawad Yousaf ; Institute of Space Technology, Islamabad, Pakistan ; Mohsin Irshad ; Iftekhar Mehmood

In this paper, a new technique for the implementation of MIL-STD-1553B bus protocol on FPGA board using digital phase lock loop is presented. Digital phase lock loop (DPLL) is used for data clock recovery from encoded manchester data of the channel at receiver end, instead of implementing common practice of initiating a separate clock for encoded manchester data processing. Usage of DPLL, resolves the synchronization issues, a major concern in high data rate embedded systems and increases the integrity and reliability of the system. Proof of concept is validated by implementing a 1553B bus transaction (BC to RT) on FPGA board with its different modules like UART, Bus controller, Manchester encoder/decoder and Digital phase lock loop.

Published in:

Emerging Technologies (ICET), 2012 International Conference on

Date of Conference:

8-9 Oct. 2012