By Topic

Transmission electron microscopy characterization of electrically stressed AlGaN/GaN high electron mobility transistor devices

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

10 Author(s)
Johnson, Michael R. ; Department of Physics, Arizona State University, Tempe, Arizona 85287 ; Cullen, David A. ; Liu, Lu ; Sheng Kang, Tsung
more authors

Your organization might have access to this article on the publisher's site. To check, click on this link:http://dx.doi.org/+10.1116/1.4766303 

A set of AlGaN/GaN high electron mobility transistor devices has been investigated using step-stress testing, and representative samples of undegraded, source-side-degraded, and drain-side-degraded devices were examined using electron microscopy and microanalysis. An unstressed reference sample was also examined. All tested devices and their corresponding transmission electron microscopy samples originated from the same wafer and thus received nominally identical processing. Step-stressing was performed on each device and the corresponding current–voltage characteristics were generated. Degradation in electrical performance, specifically greatly increased gate leakage current, was shown to be correlated with the presence of crystal defects near the gate edges. However, the drain-side-degraded device showed a surface pit on the source side, and another region of the same device showed no evidence of damage. Moreover, significant metal diffusion into the barrier layer from the gate contacts was also observed, as well as thin amorphous oxide layers below the gate metal contacts, even in the unstressed sample. Overall, these observations emphasize that gate-edge defects provide only a partial explanation for device failure.

Published in:

Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures  (Volume:30 ,  Issue: 6 )