By Topic

A new method of evolving hardware design based on IIC bus and AT24C02

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Kangshun Li ; Sch. of Inf., South China Agric. Univ., Guangzhou, China ; Yan Chen ; Hezuan Liu

A new method of evolving hardware design based on I2C bus and AT24C02 is presented in this paper. This method has expanded the application of I2C-bus, it is implemented on A FPGA/ SOPC by using I2C-bus and T24C02 to simulated I2C-bus transmission timing, it change the method of evolving hardware design by using I2C-bus and AT24C02 but not using evolutionary algorithm, overcome the disadvantage of long time of the traditional method, and achieve a fast, high efficiency and higher accuracy I2C interface design techniques. The experiments show that the circuits evolved by using this new method based on I2C-bus andAT24C02 communication interface can save transmission time, increase the bus utilization, and has achieved good results.

Published in:

Intelligent Control and Automation (WCICA), 2012 10th World Congress on

Date of Conference:

6-8 July 2012