Close category search window
 

Smart pad dressing for double-side polishing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)

Simultaneous double-side processing of semiconductor work pieces with a planetary kinematics is a standard way to achieve flat work piece geometry. It has become mandatory for 12?? silicon prime wafer stock polishing. An ideal flatness of the machine??s upper and lower pad surface geometry is a good choice for such a double-side polishing process. However, pad pre-compressing and slurry distribution effects lead to a modified wafer edge profile during polishing which cannot be corrected completely, e.g. by adapted workpiece holder (??carrier??) geometry. A smart way to control the wafer edge geometry is to trim the polishing pad edges to a well-defined extent (fig. 5). Due to the planetary kinematics, the workpiece edges will temporarily be exposed to a reduced pressure during the process with the effect of a reduced local workpiece removal. Depending on the pad edge trimming extent (i.e. pad??s radial roll-off profile), the workpiece edge geometry can be adjusted to a 1 mm edge exclusion. The pad edge trimming can be performed by using stiff dressing carriers (see fig. 3) in a machine with a platen geometry adaptive control. One platen??s geometry can be adapted fastly, e.g. by a hydro-pneumatic system, resulting in a localized dressing at the outer and inner pad edges, respectively. The pad??s radial roll-off profile is controlled by dressing time and force and platen??s geometry adaption extent. The remaining pad surface area becomes flat during a separate dressing step with the same stiff dressing tool. We show that the 12?? silicon prime wafer geometry can be optimized significantly making this method a good candidate for the 22 nm technology node (fig. 9). Keywords: Double-side polishing, DSP, Pad dressing, Dressing carrier, UPAC, Peter Wolters

Published in:
Planarization/CMP Technology (ICPT 2012), International Conference on

Date of Conference: 15-17 Oct. 2012

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.