By Topic

Buried Tungsten Metal Gate Formation with Chemical Mechanical Polishing Technique and Involved Issues

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)

Buried metal gate has been adopted to improve short channel effect and to reduce parasitic capacitance in semiconductor devices. During buried metal gate formation, metal CMP process is applied to isolate buried gate line, and this CMP process is very critical because physical dimension made by CMP has direct effects on several electrical properties and subsequent critical process parameters. This, so called, buried metal gate CMP, has some unique process features, and causes CMP related critical issues that have not been experienced, such as uneven Tungsten recess, scratches resulting in Si substrate damage, stopping layer erosion causing Si substrate attack, stopping layer thickness variation that is difficult to predict. This paper summarizes above issues and solutions to solve the problems. Keywords: Chemical Mechanical Polishing, Buried Metal Gate, Tungsten CMP, Uneven Recess, Unetch, Erosion

Published in:

Planarization/CMP Technology (ICPT 2012), International Conference on

Date of Conference:

15-17 Oct. 2012