By Topic

Integrator clamping for asynchronous sigma-delta modulator central frequency increment

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Matic, T. ; Fac. of Electr. Eng., Dept. of Commun., J.J. Strossmayer Univ. of Osijek, Osijek, Croatia ; Svedek, T. ; Vinko, D.

Hysteretic comparator (Schmitt trigger) is the basic part of the asynchronous sigma-delta modulator (ASDM). If propagation delay of a hysteretic comparator is not equal to zero and it has measurable value, than it affects the ASDM output frequency spectrum. As ASDM is a circuit with serial connection of an integrator and a hysteretic comparator followed by a negative feedback loop, propagation delay of the comparator will introduce the timing errors in ASDM output signal-triggering events. Therefore ASDM central frequency will be lower then it is in the case for propagation delay equal to zero. This study provides mathematical analysis of the hysteretic comparator propagation delay influence to the ASDM output frequency spectrum. The method for ASDM central frequency improvement using integrator voltage clamping has been proposed. Mathematical analysis, together with simulation and measurement results, shows partial central frequency increment. As ASDM circuit can be used as an oscillator for zero-input signals, central frequency improvement can be significant.

Published in:

Circuits, Devices & Systems, IET  (Volume:6 ,  Issue: 5 )