By Topic

CMOS Junctionless Field-Effect Transistors Manufacturing Cost Evaluation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Sandy M. Wen ; Department of Electrical Engineering, University of California, Los Angeles, CA, USA ; Chi On Chui

Junctionless field-effect transistors (JL-FETs) contain no doping gradients, so they are thought to be simpler to process and less costly to manufacture than fin field-effect transistors (FinFETs). To check this assertion, process flows for CMOS JL-FETs on 300 mm SOI and bulk silicon substrates with 22 nm gate length are developed, and the manufacturing costs are calculated using a cost-of-ownership based approach. It has been determined that for a given substrate, the cost of the given JL-FET process flows is comparable with FinFET processing with less than 2% cost difference, while JL-FET processing on SOI costs are greater than 10% on bulk silicon. The largest component of process cost is due to photolithography.

Published in:

IEEE Transactions on Semiconductor Manufacturing  (Volume:26 ,  Issue: 1 )