By Topic

Part II: Logic circuit simulation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
John M. Acken ; Computer-Aided Design Division 2113, SANDIA LABORATORIES, Albuquerque, New Mexico 87185 ; Jerry D. Stauffer

For pt.I see ibid., vol.1, no.2 (1979). The basic structure, simulation control language, and characteristics of the logic simulation program, SALOGS IV, are described. This code is a time-based, table-driven simulator, can be used in the 4- or 8-state mode, contains complex built-in delay and gate level models, and has a functional modelling capability.

Published in:

IEEE Circuits & Systems Magazine  (Volume:1 ,  Issue: 2 )