By Topic

TCAD simulation study of two bit storage flash memory using conventional FinFET and junctionless FET

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Srinivasan, R. ; Dept. of IT, SSN Coll. of Eng., Chennai, India ; Ambika, R.

In this paper, two bit storage in single cell floating gate flash memory is simulated and studied using independent gate conventional FinFET and junction-less FET. TCAD simulator is used for generating the memory structure as well as for studying its programming, erasing and reading behaviour. While programming-erasing-reading one of the gates, the other gate can complicate the process. In reading operation it is reflected as a threshold voltage shift. Junctionless FET devices - based flash memory cells are not affected by the other gate whereas the conventional FinFET devices show some degradation w.r.t the noise margin.

Published in:

Advanced Communication Control and Computing Technologies (ICACCCT), 2012 IEEE International Conference on

Date of Conference:

23-25 Aug. 2012