By Topic

Low power clock-synchronizer for SOC with delay line controller (DLC) in 45nm CMOS technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Srivathsava, N.L. ; Dept. of Electron. & Commun, PES Inst. of Technol., Bangalore, India ; Kulkarni, T.

Clock synchronizer is the circuit which synchronizes the clock provided to different loads (modules or functional blocks). The advancement of the VLSI has led to new field- SoC. The clock synchronizer finds its application in SoC. The clock-synchronizer in SoC has to maintain the clock skew between modules zero. This paper presents clock synchronizer architecture. This synchronizer is designed on 45nm CMOS technology, simulated using Tanner EDA tool and T-SPICE, with 2V power supply. The average power consumed is 6.688514e-002 watts.

Published in:

Advanced Communication Control and Computing Technologies (ICACCCT), 2012 IEEE International Conference on

Date of Conference:

23-25 Aug. 2012