Cart (Loading....) | Create Account
Close category search window

Analysis of partitioning between ARM and FPGA on performance characteristics

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Parthasarathy, T.R. ; Dept. of ECE, Shanmuganthan Eng. Coll., Pudukkottai, India ; Venkatakrishnan, N. ; Balamurugan, K.

The main aim of this paper is to improvise the SoC based custom design in the academic side. In this paper, the partitioning between ARM and FPGA on performance characteristics is discussed. The ARM devices made a vital role in the conventional embedded applications design. Nowadays the FPGA are mainly used not only for logic design and also the system design with embedded technology or digital signal processing principles. The FPGA's performance measure is taken for conventional counter application which follows the state diagram approach using Verilog HDL and RISC IP core based embedded application design. By comparing RISC CPU based counter logic with FSM based counter logic, the Custom CPU based design produces the faster output response than FSM based design however it occupied large chip area. As a conclusion, custom CPU based logic system design occupies large chip area so this logic cannot be used for area efficient application design. Finally we designed the Mono Alphabetic Encryption/ Decryption Algorithm by partitioning ARM Cortex M3-LM3S608 and Xilinx FPGA XC3S400. The same logic was designed and verified with ARM 7TDMI-LPC 2148 Microcontroller also. The devices are selected based on its feature that is, the Multi Core Multiple Output Parallel LFSR logic was implemented using FPGA and Encryption/Decryption, serial communication logic were implemented in ARM. The results shows the preliminary logic for developing SoC.

Published in:

Advanced Communication Control and Computing Technologies (ICACCCT), 2012 IEEE International Conference on

Date of Conference:

23-25 Aug. 2012

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.