By Topic

Meshes with Reconfigurable Buses

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$15 $15
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)

This paper considers a mesh with reconfigurable bus (reconfigurable mesh), that consists of a VLSI array of processors overlaid with a reconfigurable bus system. The N PEs are laid out as a square mesh in O(N) VLSI area. In addition to the 4 near neighbor mesh connections between processors, the reconfigurable bus system can be used to dynamically obtain various inter-connection patterns amongst the PEs. In fact, the reconfigurable mesh can be used as a universal chip capable of simulating any O(N) area organization without loss in time. The reconfiguration scheme also supports several parallel techniques developed on the CRCW PRAM model, leading to asymptotically superior solution times compared to those on the mesh with multiple broadcast buses, the mesh-of-trees, and the pyramid computer. These features are illustrated by presenting efficient reconfigurable mesh algorithms to solve a variety of problems involving graphs and digitized images.