Referenced Items are not available for this document.
Layout Masks and Design Techniques
- Already Purchased? View Article
- Subscription Options Learn More
This chapter contains sections titled: Mask Layout for CMOS Fabrication, Layout Techniques for Better Performance, Short List of Matching Techniques, Parasitic Effects, Latchup, Substrate Coupling, Device Matching Measurements