By Topic

A Flexible 500 MHz to 3.6 GHz Wireless Receiver with Configurable DT FIR and IIR Filter Embedded in a 7b 21 MS/s SAR ADC

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
David T. Lin ; Qualcomm, Santa Clara, CA, USA ; Li Li ; Shahin Farahani ; Michael P. Flynn

A flexible, software-configurable wireless receiver is implemented in 65 nm CMOS. The receive chain consists of wideband LNA and mixer, baseband amplifiers, and a 7-bit 21 MS/s filtering SAR ADC. This filtering ADC embeds a highly-integrated and configurable DT FIR/IIR filter to replace dedicated filtering stages. The tap length and coefficients of the embedded FIR filter are configurable from 16 to 64 taps and 0 to 6 units, respectively. Interleaving of the SAR and DT filter sampling processes in the ADC maximizes the conversion rate and facilitates IIR filtering. The prototype receiver supports several standards and bands. In packet tests, the prototype exceeds the sensitivity and jammer resistance requirements of both the 915 MHz and 2450 MHz bands of IEEE 802.15.4 while consuming 4.0 mW and 5.5 mW, respectively. The receiver is also demonstrated with the DSSS specification of IEEE 802.11.

Published in:

IEEE Transactions on Circuits and Systems I: Regular Papers  (Volume:59 ,  Issue: 12 )