Close category search window
 

Nonplanar NiSi Nanocrystal Floating-Gate Memory Based on a Triangular-Shaped Si Nanowire Array for Extending Nanocrystal Memory Scaling Limit

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Jingjian Ren ; Dept. of Electr. Eng., Univ. of California, Riverside, CA, USA ; Bei Li ; Jian-Guo Zheng ; Olmedo, M.
more authors

A nonplanar Flash memory architecture with ultrahigh-density (~1.5 × 1012 cm-2) NiSi nanocrystals (NCs) as the floating gate is demonstrated using a triangular-shaped Si nanowire array as the memory transistor channel. The memory device shows good programming, erasing, and retention characteristics. This result suggests that nonplanar devices can extend NC memory scaling limit.

Published in:
Electron Device Letters, IEEE  (Volume:33 ,  Issue: 10 )

Date of Publication: Oct. 2012

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.