By Topic

Tuning Source/Drain Extension Profile for Current Matching in Nanowire CMOS Logic

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Gaurav Kaushal ; Department of Electronics and Computer Engineering, Indian Institute of Technology Roorkee, India ; S. K. Manhas ; Satish Maheshwaram ; S. Dasgupta
more authors

We present a novel approach for matching the drive current of n-FET with p-FET in CMOS logic circuits through source-drain extension profile tuning. Our approach overcomes the current quantization issue in nanowire/FinFET devices. We show that, in comparison to conventionally used method, where the width of p- device is increased to match the drive of n-device, the proposed approach provides significant reduction in circuit area and power consumption. When compared to the high-performance CMOS inverter (current matched using device width), the proposed method shows 28% lower area and 38% saving in power in case of Si-nanowire CMOS inverter. Further, the technique is applicable to planar CMOS showing excellent gain.

Published in:

IEEE Transactions on Nanotechnology  (Volume:11 ,  Issue: 5 )