By Topic

A CMOS RF Programmable-Gain Amplifier for Digital TV With a + 9-dBm IIP3 Cross-Coupled Common-Gate LNA

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Hong Gul Han ; School of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea ; Tae Wook Kim

A CMOS RF programmable-gain amplifier (RFPGA) is designed for a digital television receiver. In order to obtain high linearity with wide bandwidth, a common-gate (CG) low-noise amplifier (LNA) with transconductance nonlinearity cancellation is proposed for the RFPGA. The proposed LNA achieves high linearity while maintaining low-noise and low-power characteristics by applying a g"m nonlinearity cancellation technique to the cross-coupled CG configuration. The proposed RFPGA is designed with a 0.13-μm CMOS process and measured. The measurement result at maximum gain mode shows a gain of 17.5-19.8 dB, a noise figure of 1.9-3.9 dB, an input-referred third-order intercept point of 6-9.1 dBm, an input-referred second-order intercept point of 22.4-25 dBm, and an input impedance matching of less than -10 dB over the range of 48-860 MHz with 5.4-mW power consumption at a 1.8-V supply voltage. The total gain range of the proposed RFPGA covers 55 dB with a 1-dB resolution.

Published in:

IEEE Transactions on Circuits and Systems II: Express Briefs  (Volume:59 ,  Issue: 9 )