By Topic

Realizations of parallel and multibit-parallel shift register generators

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Seek Chang Kim ; Lucent Technol., AT&T Bell Labs., Middletown, NJ, USA ; Byeon Gi Lee

We consider how to realize parallel shift register generators (PSRG) and multibit PSRGs, which can be directly used for parallel frame synchronous scrambling (FSS) in the bit- and multibit-interleaved multiplexing environments. We first describe the structure of PSRGs in terms of three parameters-the state transition matrix, the initial state vector, and the generating vectors. Then we discuss how to determine the three parameters of PSRGs that generate the desired parallel sequences in general. We further develop a method for the realization of minimum length PSRGs, and for the realization of PSRGs with minimized circuit complexity. Finally, we consider how to realize minimal PSRGs for use in multibit-parallel scrambling. The results are summarized in four sets of theorems, and are demonstrated through four examples

Published in:

IEEE Transactions on Communications  (Volume:45 ,  Issue: 9 )