Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

FPGA Based Stereo Vision System to Display Disparity Map in Realtime

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Takaya, K. ; Dept. of Electr. & Comput. Eng., Univ. of Saskatchewan, Saskatoon, SK, Canada ; Zheng Qian

Dense stereo disparity map displayed in real time as video is one form of 3D video that renders objects in the scene by the intensity modulation in terms of the distance to the objects. With two cameras whose the optical axes are parallel, the stereo disparity is calculated to find the range to the objects. Sophisticated matching algorithms are generally slow and difficult to apply parallelism to run in real time at a video rate. In order to realize a real time system, the window based stereo matching algorithm that searches the minimum of the sum of absolute differences along the raster scanlines was implemented in the Altera Cyclone II EP2C35F672C6 FPGA. The developed HDL code successfully achieved DDM dynamically displaying the measure of distance, dense disparity map in VGA format at 15 fps.

Published in:

Information Science and Applications (ICISA), 2012 International Conference on

Date of Conference:

23-25 May 2012