By Topic

Serial Biasing of 16 Modular Circuits at 50 Gb/s

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Steven B. Kaplan ; HYPRES, Inc., Elmsford, USA

Rapid single-flux quantum circuits are generally biased in parallel with a common ground. As the integration scale increases, the total dc bias current can become too large to be practical. Applications such as large-scale Josephson-junction circuits for petaflops computers must avoid prohibitive dc bias requirements. Serial dc bias of multiple-circuit modules enables more efficient and effective operation of large circuits. This paper describes a circuit containing 1488 junctions in which the bias current was reused 16 times to reduce the required bias from ~100 mA to roughly 12 times less. We report initial results in which this circuit was operated up to 50 Gb/s with a negligible error rate.

Published in:

IEEE Transactions on Applied Superconductivity  (Volume:22 ,  Issue: 4 )