Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

A High-Frequency Compensated Crosstalk and ISI Equalizer for Multi-Channel On-Chip Interconnect in 130-nm CMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Jaewon Lee ; Dept. of Electr. Eng., Korea Adv. Inst. of Sci. & Technol., Daejeon, South Korea ; Woojae Lee ; SeongHwan Cho

In this paper, a high-frequency crosstalk compensation scheme for high speed multi-channel on-chip interconnect is proposed. In the proposed scheme, a zero is inserted to the aggressor branch of the crosstalk feed-forward equalizer, which compensates for the high-frequency crosstalk, resulting in reduced timing jitter and increased eye opening. In order to verify the proposed scheme, an eight-channel 10-mm on-chip interconnect is implemented in 130-nm CMOS process. Measurement results show that the proposed scheme effectively removes the high frequency crosstalk and achieves a data rate of 2.9 Gb/s at a bit-error-rate below . The power consumption of the proposed transceiver is about 1 mW which corresponds to an energy efficiency of 0.4 pJ/bit.

Published in:

Emerging and Selected Topics in Circuits and Systems, IEEE Journal on  (Volume:2 ,  Issue: 2 )