By Topic

Third-order carrier PLL design and analysis for high dynamic performance

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Jun Pei ; National Astronomical Observatory, Chinese Academy of Sciences, Beijing 100012, China ; Zheng-qun Hu

A normal second-order carrier PLL can not meet high dynamic requirement due to the loop bandwidth limitation, it is necessary to take dynamic deviation into the error signal and trade off loop bandwidth for eliminating loop noise required in high dynamic performance. The paper initiate from a second-order carrier PLL model, to design and analyze the dynamic steadiness and the steady state performance of the third-order PLL with INS velocity aiding. As a result of simulation, it finally concludes that the third-order PLL structure with velocity aiding can improve dynamic stress performance.

Published in:

Wireless Mobile and Computing (CCWMC 2011), IET International Communication Conference on

Date of Conference:

14-16 Nov. 2011