By Topic

A real-time 3D disparity-map acquisition hardware architecture for a multi-sliding-window-operation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Jong Hak Kim ; Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, Korea ; Chan Oh Park ; Jueng Hun Kim ; Jun Dong Cho

As requirements of 3D contents have been increased, a matching algorithm to obtain a disparity-map becomes vibrant research field. This processing includes a multi-sliding-window-operation (MSWO) which requires high memory and processing-time consumption. In this paper, we propose an effective hardware architecture with convergence of on-chip memory and shift registers, and parallelized cores. We utilize census as a matching algorithm and a 7 by 7 window in a 160 by 90 image, with search range length of 42. We synthesize on Vertex 5 from Xilinx, operating at 100 MHz clock. Our proposed method has lower memory consumption, and search range length times faster than previous one.

Published in:

Signal Processing Algorithms, Architectures, Arrangements, and Applications SPA 2011

Date of Conference:

29-30 Sept. 2011