By Topic

Implementation of bistcontroller for fault detection in CLB of FPGA

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
S. Jamuna. ; Department of ECE, DSCE, Bangalore, India ; V. K. Agrawal

Today Field Programmable Gate Arrays (FPGAs) are widely used in many applications. These FPGAs are prone to different types of faults similar to other complicated integrated circuit chips. Faults may occur due to many reasons like environmental conditions or aging of the device. The rate of occurrence of permanent faults can be quite high in emerging technologies, and hence there is a need for periodic testing of such FPGAs. The Configurable Logic Blocks (CLBs) are the main logic resources for implementing sequential as well as combinatorial circuits. Built-in self-test (BIST) is a design technique that allows a circuit to test itself. It is a set of structured-test techniques for combinational and sequential logic, memories, multipliers and other embedded logic blocks. BIST controller coordinates the operations of different blocks of the BIST. BIST controller is designed to work in different modes. Here, we introduce a new approach for FPGA testing that exploits the reprogramability of an FPGA to create the BIST logic by configuring it only during off-line testing. In this way, testability is achieved without any overhead, since the BIST logic “disappears” when the circuit is reconfigured for its normal system operation. We are implementing a restartable logic BIST controller for the configurable logic blocks in Virtex-5 FPGAs by using the resources of FPGA itself. We have used XILINX ISE12.1 for simulation and synthesis.

Published in:

Devices, Circuits and Systems (ICDCS), 2012 International Conference on

Date of Conference:

15-16 March 2012