By Topic

A comprehensive smart and stochastic methodology for optimum wire segmentation in nano scale FPGAs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Anahita Bagheri ; Faculty of ECE, Kerman Graduate University of Technology, Kerman, Iran ; Nasser Masoumi

The wire segmentation scheme, the ratio of each wire segment element, and the routing switch type, all as routing resources play an important role in the overall performance of FPGAs. This paper presents a smart comprehensive approach to achieve an efficient wire segmentation scheme, and a proper routing switch style for optimum performance of FPGAs in terms of output signal features such as delay, power, area, and routing channel width. In this work, 20 standard benchmark circuits have been used for the study, and extensive simulations have been performed to obtain a reliable segmentation model for the channel interconnects.

Published in:

ICM 2011 Proceeding

Date of Conference:

19-22 Dec. 2011