By Topic

Loss mechanisms and quality factor improvement for inductors in high-resistivity SOI processes

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Kuhn, W.B. ; Dept. of Electr. & Comput. Eng., Kansas State Univ., Manhattan, KS, USA

Silicon-on-insulator processes have the potential to realize high-quality factors in spiral inductors, but only if the loss mechanisms involved are clearly understood. Partially-depleted SOI (PD-SOI) processes must address losses in the semiconducting Silicon layer below the spiral inductor turns, even when high-resistivity substrates are employed. These losses are illustrated with a simplified lumped-element model and an array of inductors with different materials below is measured to confirm the theory. Q values achieved are up to 19 in the popular frequency range of 1 to 6 GHz without the use of expensive thick-metal in the process.

Published in:

Silicon Monolithic Integrated Circuits in RF Systems (SiRF), 2012 IEEE 12th Topical Meeting on

Date of Conference:

16-18 Jan. 2012