By Topic

Research on design of a reconfigurable parallel structure targeted at LFSR

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Wei Li ; Inst. of Electron. Technol., Inf. Eng. Univ., Zhengzhou, China ; Xuan Yang ; Zibin Dai

The paper proposed a reconfigurable parallel hardware structure targeted at linear feedback shift register. As to the reconfigurable performance, the structure could reconfigure different LFSR in various stream ciphers. As to the parallel performance, the proposed hardware structure could support parallel update of LFSR sequences in one clock cycle. Besides, with the tradeoff between the flexibility and high performance, the paper adopted reconfigurable and parallel technology to design a feedback shift register hardware structure, the thesis synthesized the design in 0.18μm CMOS process. The result proves that the critical path of reconfigurable feedback shift register with 256 lengths, random feedback taps, 32 parallelizability is 7.63ns, the throughput rate can achieve 4.09Gbps for LFSR(256 lengths).

Published in:

ASIC (ASICON), 2011 IEEE 9th International Conference on

Date of Conference:

25-28 Oct. 2011