By Topic

Low power shift registers for megabits CMOS image sensors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Jinn-Shyan Wang ; Dept. of Electr. Eng., Chung-Cheng Univ., Chiayi, Taiwan ; Tsung-Han Hsieh ; Keng-Jui Chang ; Chingwei Yeh

This study investigated the design of low-power shift registers (SR) for CMOS image sensors. First we analyzed a classic clock-gating-control-unit (CGCU) based SR, and showed that besides inefficient area utilization, the CGCU SR is subject to high power consumption due to coupling noise and leakage current. In this work, we developed new design techniques called LGCS (locally gated clock signals) and EDCD (equally divided clock domains) to construct a low-power SR. Experimental results show that the new SR achieves a 14X power reduction and a 39% area reduction compared to the CGCU SR.

Published in:

ASIC (ASICON), 2011 IEEE 9th International Conference on

Date of Conference:

25-28 Oct. 2011