Referenced Items are not available for this document.
The hybrid floating gate (FG) concept, previously demonstrated in FG capacitors, has been proven in fully integrated stacked memory cells. Results not only confirm the high potential of the concept in terms of improved program performance, but also show excellent data retention and program/erase cycling endurance. Key for achieving this result has been the optimization of the sidewall and spacer processing. Hybrid FG cells are therefore a viable solution to extend the nand Flash memory roadmap below the 20-nm technology node.
Published in:
Electron Device Letters, IEEE
(Volume:33
,
Issue:
3
)
Date of Publication: March 2012
- Page(s):
- 333 - 335
- ISSN :
- 0741-3106
- INSPEC Accession Number:
- 12543532
- Digital Object Identifier :
- 10.1109/LED.2011.2181152
- Product Type:
- Journals & Magazines
- Date of Publication :
- 10 February 2012
- Date of Current Version :
- 20 February 2012
- Issue Date :
- March 2012
- Sponsored by :
- IEEE Electron Devices Society
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
