Referenced Items are not available for this document.
In this paper we present the design, implementation and preliminary results from a silicon neuron (SiN) based on the generalized integrate-and-fire neuron model. The SiN is integrated onto a chip with a number of similar SiNs. In this paper we show the results from a single neuron, however, in the future it is our aim to show that real-time, low-power and highly configurable spiking neural networks are feasible on silicon chips.
Published in:
Intelligent Sensors, Sensor Networks and Information Processing (ISSNIP), 2011 Seventh International Conference on
Date of Conference: 6-9 Dec. 2011
- Page(s):
- 108 - 112
- Print ISBN:
- 978-1-4577-0675-2
- INSPEC Accession Number:
- 12541385
- Conference Location :
- Adelaide, SA
- Digital Object Identifier :
- 10.1109/ISSNIP.2011.6146585
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
