By Topic

Program-aware circuit level timing analysis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Kleeberger, V.B. ; Inst. for Electron. Design Autom., Tech. Univ. Munchen, Munich, Germany ; Kiesel, S. ; Schlichtmann, U. ; Chakraborty, S.

There is an increasing need for accurate timing information in nanoscale CMOS integrated circuit design. As delay variability increases design margins tend to be overly pessimistic in worst case circuit design. Conventional timing characterization methods do not take the function of the circuit into account. The use of program information tightens the result of circuit level timing analysis and reduces overestimation of worst case circuit delay. The method presented in this paper is able to analyze the impact of program specific details on the delay in the presence of process variations. Additionally we show how the gained information can be used to analyze different instruction sequences towards robustness in a microprocessor.

Published in:

Integrated Circuits (ISIC), 2011 13th International Symposium on

Date of Conference:

12-14 Dec. 2011