By Topic

Variability-aware automated sizing of analog circuits considering discrete design parameters

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Pehl, M. ; Tech. Univ. Muenchen, Munich, Germany ; Zwerger, M. ; Graeb, H.

During analog design, the values of circuit parameters like transistor lengths and widths must be assigned, such that performance specifications are fulfilled for various operating conditions. Additionally, the design should be robust against process variations. The sizing must consider discrete design parameters, e.g., to model multipliers or manufacturing grids. Currently, no tools are available to consider both, process variations and discrete design parameters. This paper presents a new method for this task, which is based on SQP, Branch-and-Bound, and Realistic Worst-Case-Analysis. Simulation results in comparison with Monte Carlo analyses for two amplifiers illustrate the efficiency of the method and show the robustness of the results against variations in operating conditions and process parameters.

Published in:

Integrated Circuits (ISIC), 2011 13th International Symposium on

Date of Conference:

12-14 Dec. 2011