By Topic

Reconfigurable back propagation based neural network architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Gin-Der Wu ; Department of Electrical Engineering, National Chi Nan University, Puli, Taiwan, R.O.C. ; Zhen-Wei Zhu ; Bo-Wei Lin

Since the topology of neural networks is very crucial to the performance, the reconfigurable ability of the neural network hardware is very important. Therefore, this paper proposes an efficient architecture to implement the reconfigurable back propagation based neural network (BPNN). To further reduce the hardware, this paper adopts the resource sharing method. Finally, Xilinx - ISE is used to synthesize BPNN into the field-programmable gate arrays (FPGA) in experiments.

Published in:

2011 International Symposium on Integrated Circuits

Date of Conference:

12-14 Dec. 2011