Scheduled System Maintenance:
On May 6th, system maintenance will take place from 8:00 AM - 12:00 PM ET (12:00 - 16:00 UTC). During this time, there may be intermittent impact on performance. We apologize for the inconvenience.
By Topic

A 0.5V 25Mpixels/s SVGA 30fps H.264 video decoder chip

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
9 Author(s)
Jia-Wei Chen ; Dept. of Electr. Eng., Nat. Chung Cheng Univ., Chiayi, Taiwan ; Pei-Yao Chang ; Keng-Jui Chang ; Tzu-Yuan Kuo
more authors

A sub-threshold voltage, high throughput H.264 video decoder design is proposed for portable applications in this paper. To improve the performance for high throughput rate applications, the computational complexity in H.264 video decoding is optimized in the proposed design. To reduce complexity, both a shared adder-based hardware sharing scheme and an advanced data management scheme are presented. Moreover, to reduce power consumption, both a low area sub-threshold voltage SRAM and a high performance sub-threshold voltage CMOS circuit design scheme are presented. Exploiting all the design techniques, the proposed 90nm 0.5V 25Mpixels/s SVGA 30fps H.264 decoder outperforms the 65nm design at 0.5V through a 31× improvement in throughput.

Published in:

Integrated Circuits (ISIC), 2011 13th International Symposium on

Date of Conference:

12-14 Dec. 2011