By Topic

Experimental and analytical studies on CMOS scaling in deep submicron regime including quantum and polysilicon gate depletion effects

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Kai Chen ; Dept. of Electr. Eng. & Comput. Sci., California Univ., Berkeley, CA, USA ; Chenming Hu ; Peng Fang ; A. Gupta
more authors

To study CMOS scaling and develop analytical equations to predict future CMOS performance with device and voltage scaling in deep submicron regime, MOSFETs and CMOS ring oscillators fabricated with 2.5 to 6nm T/sub ox/, and channel length down to 0.2/spl mu/m were characterized at 1.5 to 3.3V to confirm the analytical expressions for I/sub dsat/ and gate delay. Based on the experimental and analytical investigation on the fabricated MOSFETs and ring oscillators with wide ranges of T/sub ox/ and L/sub eff/ at various V/sub dd/, I/sub dsat/ and t/sub pd/ can be accurately modeled and predicted from the electrical oxide thickness and universal mobility model.

Published in:

Device Research Conference Digest, 1997. 5th

Date of Conference:

23-25 June 1997