By Topic

A 0.1 /spl mu/m IHLATI (indium halo by large angle tilt implant) nMOSFET for 1.0 V low power application

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Young Jin Choi ; Sch. of Electr. Eng., Seoul Nat. Univ., South Korea ; Byung-Gook Park ; Jong Duk Lee

As the MOSFET technology is extended into the 0.1 /spl mu/m gate length regime and the supply voltage is scaled to 1-2V, reduction of the threshold voltage (VT) should be pursued more aggressively to obtain sufficient drain current. With scaling down the threshold voltage, it is important to reduce SCE (short channel effect), i.e. DIBL and V/sub T/ roll-off. In this paper, we present an implementation and the device characteristics of O.l/spl mu/m IHLATI (indium halo by large angle tilt implant) nMOSFETs which have excellent resistance to the SCE while maintaining the V/sub T/ very low. We compare the IHLATI nMOSFETs with conventional boron channel nMOSFETs and indium SSR structure nMOSFETs.

Published in:

Device Research Conference Digest, 1997. 5th

Date of Conference:

23-25 June 1997