By Topic

A scalable hybrid verification system based on HDL slicing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Somnath Banerjee ; Mentor Graphics Pvt. Ltd., India ; Tushar Gupta ; Saurabh Jain

For functional verification, logic emulators offer speed of execution while software simulators provide full observability and advanced debugging techniques. Hybrid functional verification systems, which run long test sequences in an emulator and upon error detection, transparently switch-over to simulation based debugging are extensively used. These systems suffer from scalability problem since simulators cannot handle large designs efficiently, restricting their application to only relatively small designs. This paper presents a novel methodology to achieve scalability in such systems. The full design is run on emulator, but on error detection only a smaller and pre-computed HDL slice corresponding to the property under verification is loaded on simulator for debugging, instead of the full unsliced design. Application of the system to verification of real complex System-on-Chips (SoC) show the effectiveness of our approach.

Published in:

High Level Design Validation and Test Workshop (HLDVT), 2011 IEEE International

Date of Conference:

9-11 Nov. 2011