By Topic

Network coding in multicore processors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Thuan Duong-Ba ; School of EECS, Oregon State University ; Thinh Nguyen ; Patrick Chiang

In this paper, we present our initial results of improving communication performance in chip multicore processors by applying Network Coding (NC) at intermediate routers. Routers with NC capability enable two flit flows on the same communication links at the same time. Consequently, simulation results show that throughput and delay are improved with the proposed NC architecture. For saturated uni-cast communications in a 6-core network-on-a-chip, throughput can be improved up to 2.3 times with a negligible penalty of average latency at about 2.5 cycles. On the other hand, for saturated multi-cast communications in a 9-core network-on-a-chip, average latency can be reduced from over 1000 cycles to just about 37 cycles and throughput can be increased by 1.4 times.

Published in:

30th IEEE International Performance Computing and Communications Conference

Date of Conference:

17-19 Nov. 2011