By Topic

Logic synthesis FPGA — Covering problems with Walsh spectral representation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Nguyen Huu Khanh Nhan ; Dept. of Electr.-Electron., Ton Duc Thang Univ., Ho Chi Minh City, Vietnam ; Malinichev, D.M.

The objective of multi-level logic synthesis of FPGA is to find the “best” multi-level structure, where “best” in this case means an equivalent presentation that is optimal with respect to various parameters such as size, speed or power consumption... Five basic operations are used in order to reach this goal: decomposition, extraction, factoring, substitution and collapsing. In this paper we propose a novel application of Walsh spectral transformation to the evaluation of Boolean function autocorrelation. In particular, we present an algorithm with approach to solve the problems of covering based on the use of Walsh spectral presentation. The methods, operations in the transform domain has appeared to be more advantageous than traditional approaches, using operations in the Boolean domain, concerning both memory occupation and execution time on some classes of functions.

Published in:

Telecommunication Systems, Services, and Applications (TSSA), 2011 6th International Conference on

Date of Conference:

20-21 Oct. 2011