By Topic

Nonvolatile ferroelectric polymer memory with controlled hierarchical nanostructures

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
S. J. Kang ; Department of Materials Science & Engineering, Yonsei University, 134 Shinchondong, Seodaemun-gu, Seoul, 120-749, KOREA ; Y. J. Park ; C. Park

In summary, we demonstrated a novel non-volatile ferroelectric polymer transistor memory operating at low voltage with reliable data retention. The nanometer scale periodic trenches of OS lamellae were prepared using block copolymer self assembly and employed as a gate insulator by hybridizing with PVDF-TrFE. Confined crystallization of PVDF-TrFE in the trenches of OS lamellae not only significantly reduces the gate leakage current but also induces effective crystal orientation that facilitates ferroelectric polarization switching. A FeFET consisting of a 1D ribbon type single crystalline TIPS-PEN as an active channel and a hybrid PVDF-TrFE/OS lamellae gate insulator exhibits IDS hysteresis fully that is saturated at a programming voltage as low as ±8 V, ON/OFF current ratio of ~102, and data retention of ~2 hours.

Published in:

Electrets (ISE), 2011 14th International Symposium on

Date of Conference:

28-31 Aug. 2011