Skip to Main Content
In this paper, we propose an efficient pipelined architecture for high-speed adaptive filter based on distributed arithmetic (DA). We have shown that the sampling period could be substantially reduced by using carry-save accumulation instead of shift-accumulation for DA-based inner-product implementation for the computation of filter output. Unlike the existing design, the proposed design does not involve any lookup table (LUT). It involves half the number of registers compared to the existing DA-based design to store the sum of different combinations of input samples. The proposed design involves nearly 17% more hardware but offers nearly 7 times throughput and nearly 14 times less energy per sample, in average for filter orders N = 8, 16 and 32 over the existing DA-based design for adaptive filter.