By Topic

A Buck Converter With Reduced Output Spurs Using Asynchronous Frequency Hopping

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Chengwu Tao ; Dept. of Electr. & Comput. Eng., Iowa State Univ., Ames, IA, USA ; Fayed, A.A.

A frequency-hopped buck converter with reduced output spurs in 0.35-μm CMOS is presented. The converter uses pulsewidth-modulation control with eight switching frequencies to achieve 13.2-dB reduction in output spurs from the traditional single-frequency case. The proposed implementation maintains the continuity of the ramp signal, regardless of the frequency selected or when it is selected. Therefore, the hopping rate can be set independently using a clock that is asynchronous to the internal switching frequencies of the converter, and no synchronization between the switching frequencies themselves or between them and the hopping clock is necessary. Moreover, the proposed continuous ramp signal minimizes transients associated with hopping, hence maximizing the hopping rate and spur reduction.

Published in:

Circuits and Systems II: Express Briefs, IEEE Transactions on  (Volume:58 ,  Issue: 11 )