Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

Formal Verification of Device State Chart Models

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
2 Author(s)
Corno, F. ; Dipt. di Autom. e Inf., Politec. di Torino, Torino, Italy ; Sanaullah, M.

Design and development of increasingly complex intelligent environments require rich design flows that include strong validation and verification methodologies. Formal verification techniques are often advocated, and they require formally described models of the smart home devices, their interconnections, and their controlling algorithms. Complete verification can only be achieved if all used models are verified, including individual device models. This paper proposes an approach to formally verify the correctness of device models described as UML State Charts, by checking their consistency with respect to the properties, declared in an Ontology, for the categories to which each device belongs. The paper describes the verification methodology and presents some first verification results.

Published in:

Intelligent Environments (IE), 2011 7th International Conference on

Date of Conference:

25-28 July 2011