By Topic

A fourth-order, low-pass, MASH ΔΣ modulator with CBSC technique in 0.18μm CMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Zamani, M. ; Dept. of Electr. Eng., Islamic Azad Univ., Tehran, Iran ; Dousti, M. ; Taghizadeh, M. ; Abdollahi, A.H.

In this paper a new gain stage for comparator-based switched-capacitor circuits (CBSC) is presented. In contrast with the conventional structure the proposed structure utilizes an extra comparator to make a variable comparator threshold, in order to attenuating the overshoot at the end of the coarse phase. To verify the idea, we designed a 2-1-1 cascaded Multi- stage (MASH) ΔΣ modulator, based on the proposed architecture in a 0.18-μm 1P6M standard CMOS process. It achieves 76-dB signal-to noise-and-distortion ratio (SNDR) and 78-dB dynamic range (DR) at input 132.81 KHz. In addition it consumes 3.65mW from a 1.8-V power supply at 32MS/s (OSR=16).

Published in:

Electrical and Computer Engineering (CCECE), 2011 24th Canadian Conference on

Date of Conference:

8-11 May 2011