By Topic

A multi-band OFDM ultra-wideband SoC in 90 nm CMOS technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Do-Hoon Kim ; Dept. of Electr. & Electron. Eng., Yonsei Univ., Seoul, South Korea ; Kyu-Min Kang ; Chungyong Lee

We present a multi-band orthogonal frequency division multiplexing (MB-OFDM) ultrawideband (UWB) system on chip (SoC) for high speed wireless communications. The UWB SoC has a power management scheme to minimize the average power consumption and adopts hardware-efficient parallel processing architecture to reduce the logic gate count of the modem. Specifically, symbol synchronization block is implemented with the signed algorithm; automatic gain control (AGC), carrier frequency offset (CFO) estimation, and preamble delimitation check block share the eight complex multipliers during preamble transmission; and AGC, fast Fourier transform (FFT), symbol synchronization, CFO estimation, and preamble delimitation check blocks share the buffer which contains received symbols. This SoC adopts a 32-bit reduced instruction set computer (RISC) processor for high speed data transaction and supports universal serial bus (USB) 2.0 and secure digital input/output (SDIO) for host interface. The designed SoC is implemented with 90 nm CMOS technology with a core voltage of 1.2 V. The implemented chip size is about 5 mm x 5 mm1.

Published in:

Consumer Electronics, IEEE Transactions on  (Volume:57 ,  Issue: 3 )