By Topic

Design and verification of an embedded microprocessor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Onufryk, P.Z. ; AT&T Bell Labs. Res., Murray Hill, NJ, USA

Advances in VLSI technologies are enabling the construction of entire systems on a chip. A major challenge in the design of such systems is design verification. This paper presents the design and verification process used to develop Euphony. Euphony is an inexpensive low power system on a chip which contains: a RISC processor with DSP functions, a complex memory and device controller, two ATM network interfaces, architectural support for AAL5 SAR processing, a five channel DMA controller, and a serial port that can interface to wide variety of audio devices. Euphony was developed jointly by AT&T and LSI Logic. AT&T developed the architecture while LSI Logic performed the implementation using LSI Logic's LCB500K 0.5 micron drawn cell-based ASIC processes. Both companies were heavily involved in design verification

Published in:

Industrial Technology, 1996. (ICIT '96), Proceedings of The IEEE International Conference on

Date of Conference:

2-6 Dec 1996