Cart (Loading....) | Create Account
Close category search window

Multivalued Logic Using a Novel Multichannel GaN MOS Structure

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Ramanan, N. ; North Carolina State Univ., Raleigh, NC, USA ; Misra, V.

Bulk-Si CMOS technology has been consistently improving for over 40 years, following Moore's law, by gate length scaling. In this letter, we present a novel charge-based multistate transistor device on the AlGaN/GaN system which uses a given gate length but handles more than two states any time. This novel multichannel MOS device, having a higher processing capability than a binary transistor, is then used to implement multiple valued logic gates in a pull-down network scheme. In this letter, we use the results of a 2-D device simulation as proof of concept and propose architectures for the implementation of some basic quaternary logic gates.

Published in:

Electron Device Letters, IEEE  (Volume:32 ,  Issue: 10 )

Date of Publication:

Oct. 2011

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.